/* Change Footer year date dynamically */ Internship & Bachelor/Master Thesis Optimizing RISCV Instruction Decoder (f/m/div) | Infineon